AboutContactPrivacy PolicyTerms of Service Login

Jim Xu: Age, Phone, Address

Found 74 people

Resumes

Resumes

Chief Engineer

Jim Xu Photo 1
Location:
Detroit, MI
Industry:
Electrical/Electronic Manufacturing
Work:
Masco Corporation since Jun 2006
Senior Electrical Engineer
PathMinder Inc. May 2002 - Jun 2006
Electrical Engineer
VLSI Lab., University of Alberta, Canada Sep 1999 - Dec 2001
Research Assistant
Electrical Engineering Dept., University of Alberta, Canada Sep 1999 - Apr 2001
Teaching Assistant
SmartTech Recognition Corp. Aug 1996 - Jul 1999
Electronic Design Engineer
Education:
University of Alberta 1999 - 2001
Master of Science, IC Design and Design for Testability
Fudan University 1992 - 1996
Bachelor of Science, Radio Electronics
Skills:
Electronics, Electrical Engineering, R&D, Sensors, Product Design, Control Theory, Analog Circuit Design, Engineering, Algorithms, Electrical Design, Low Power Systems, Project Management, Cross Functional Team Leadership, Product Development, Digital Electronics, Power Electronics, Hardware Development, Hardware Testing, Regulatory Requirements, Technical Leadership, Project Coordination, Manufacturing, Consulting, Testing, Pcb Design, Continuous Improvement, Lean Manufacturing, Research and Development, Circuit Design
Interests:
Traveling
Camping
Fishing
Reading
Languages:
English
Mandarin

Jim Xu

Jim Xu Photo 2
Location:
Dallas, TX
Industry:
Computer Networking
Work:
Cisco
Technical Leader
Skills:
Embedded Software, Embedded Systems, Linux, Tcp/Ip, Device Drivers, Vxworks, Ethernet, Voip, Embedded Linux, Rtos, C++, System Architecture, Java, Object Oriented Design, Rtp, C, Arm, Powerpc, Internet Protocol Suite
Languages:
English
Mandarin

Senior Site Reliability Engineer

Jim Xu Photo 3
Location:
Kirkland, WA
Industry:
Internet
Work:
Ibm 2003 - 2007
Tivoli Specialist
Google 2003 - 2007
Senior Site Reliability Engineer
Education:
Colorado State University
Master of Science, Masters, Computer Information Systems
Nankai University
Bachelors, Bachelor of Science, Management
Skills:
Perl, Linux, Python, Distributed Systems, Java, Unix, Tcp/Ip, Operating Systems, Ruby, Go, C/C++ Stl, Compilers, Performance Tuning, Jvm, Javascript, Distributed Databases, Large Scale Systems, Large Scale Data Analysis, Mapreduce, Bigtable
Languages:
Mandarin
Cantonese
English

Software Engineer

Jim Xu Photo 4
Location:
Boston, MA
Industry:
Telecommunications
Work:
Nortel
Software Engineer

Senior Software Engineer At Primerica

Jim Xu Photo 5
Location:
8350 Auburn Blvd, Citrus Heights, CA 95610
Industry:
Information Technology And Services
Work:
Primerica - Greater Atlanta Area since Jul 2005
Senior software engineer
SunTrust Bank - Greater Atlanta Area 2003 - 2004
Software engineer
AT&T - Tampa/St. Petersburg, Florida Area 1999 - 2003
Software engineer
IBM - Tampa/St. Petersburg, Florida Area 1997 - 1999
Software Engineer
Education:
The University of Texas at Dallas 2001 - 2003
MS, Computer Science
Georgia Institute of Technology 1994 - 1997

Jim Xu

Jim Xu Photo 6
Location:
San Jose, CA
Industry:
Semiconductors
Work:
S3 Graphics Jan 2002 - Jan 2012
Software Architect
Intel Corporation Apr 2000 - May 2002
Senior Engineer
Sgi Jan 1998 - Apr 2000
Software Engineer
Trident Microsystems Jan 1995 - Mar 1998
Senior Software Engineer
Education:
Zhejiang University 1983 - 1990
Masters
Skills:
Semiconductors, Embedded Systems, Testing, C, Manufacturing, Engineering, Debugging, Electronics, Linux, C++

Phones & Addresses

Name
Addresses
Phones
Jim Xu
4228 Douglas Ave, Corvallis, OR 97330
(541) 758-7682
Jim Y Xu
20 Livingston, East Brunswick, NJ 08816
(732) 698-0188
Jim G Xu
19 Homestead, Palisades Pk, NJ 07650
(201) 947-7523
Jim J Xu
456 Crafts St, West Newton, MA 02465
(617) 527-1775
Jim Y Xu
15 Margaret, East Brunswick, NJ 08816
(732) 254-1618, (732) 698-0188
Jim Xu
24 Willow Bay, Barrington, IL 60010
(847) 382-7731, (847) 382-9758
jim xu
13 Maplewood Dr, New Milford, CT 06776
(860) 355-2824
jim xu
2453 Nw Maser Dr, Corvallis, OR 97330
(541) 738-6616
jim xu
456 Crafts St, Newton, MA 02465
(617) 527-1775
jim xu
16785 Sw Marcile Ln, Beaverton, OR 97007
jim xu
16261 Waterfront Way, Grover, MO 63040
jim xu
9 Sanford Ln, Stony Brook, NY 11790
(631) 689-8284

Business Records

Name / Title
Company / Classification
Phones & Addresses
Jim Xu
Manager
A Plus Stone Countertops
Marble & Granite Installation · Stonework Fabrication
(604) 288-5748, (604) 288-9748
Jim Xu
Secretary
Golden Valley Engineering
Civil Engineering
405 W 19 St, Merced, CA 95340
(209) 722-3200
Jim Xu
Owner
Emperor's Wok
Jim Xu
Manager
A Plus Stone Countertops
Marble & Granite Installation. Stonework Fabrication
23394 Fisherman Rd, Maple Ridge, BC V2W 1B9
(604) 288-5748, (604) 288-9748
Jim Xu
Proteomics
Sigma-Aldrich Corporation
Chemicals and Chemical Preparations
3050 Spruce St, Saint Louis, MO 63103
Jim Xu
Managing
Cj Lp Management, LLC

Publications

Us Patents

Method And Apparatus For Wireless Network Architecture Based On Subscriber Distribution

US Patent:
6097951, Aug 1, 2000
Filed:
Aug 6, 1998
Appl. No.:
9/130293
Inventors:
Hakan Ernam - Plano TX
Jim Xu - Plano TX
Christopher S. Reece - Plano TX
Assignee:
Northern Telecom Limited - Montreal
International Classification:
H04Q 720
US Classification:
455433
Abstract:
A method and apparatus for scaling a wireless telecommunications network having an architecture based upon subscriber distribution includes providing a base station subsystem (BSS) and a pool of mobile switching centers (MSCs) interconnected with one another. The mobile switching centers include visitor location registers (VLRs). Lastly, a dispatcher mobile switching center (DMSC) is provided, the dispatcher mobile switching center being coupled between the base station subsystem (BSS) and the pool of mobile switching centers (MSCs) for establishing communication between the base station subsystem (BSS) and the pool of mobile switching centers (MSCs). The dispatcher mobile switching center (DMSC) further provides for distributing mobile station subscribers and call related work among the pool of mobile switching centers (MSCs).

Systems And Methods For Border Color Handling In A Graphics Processing Unit

US Patent:
7880745, Feb 1, 2011
Filed:
Apr 26, 2007
Appl. No.:
11/740415
Inventors:
Jim Xu - San Jose CA, US
Mike Hong - Cupertino CA, US
John Brothers - Calistoga CA, US
Assignee:
Via Technologies, Inc. - Taipei
International Classification:
G09G 5/00
G09G 5/02
G06T 15/50
US Classification:
345582, 345426, 345587, 345589
Abstract:
Systems and methods for border color handling in a graphics processing unit are disclosed. In one embodiment, the system includes a border color register that stores at least one border color pointer. A border color pointer indicates an address in an external memory at which border color information is located. Border color information is populated within external memory and retrieved by the texture cache controller if the texture filter unit requires a border color for texture mapping operations.

Systems And Methods For Graphics Hardware Design Debugging And Verification

US Patent:
8146061, Mar 27, 2012
Filed:
Dec 12, 2007
Appl. No.:
11/954683
Inventors:
Jim Xu - San Jose CA, US
Minjie Huang - Shanghai, CN
Dong Zhou - Shanghai, CN
Assignee:
Via Technologies, Inc. - Taipei
International Classification:
G06F 9/44
US Classification:
717135, 714 381, 345501
Abstract:
Disclosed are systems and methods for debugging and analyzing graphics hardware designs. Hardware designs are represented by a software model implemented in a programming language. Graphics operations can be executed in the software model as well as in reference software models to allow a user to analyze the accuracy of a graphics hardware design and/or a device driver implementation.

Method And Apparatus For Enhanced Call Setup

US Patent:
6314292, Nov 6, 2001
Filed:
Aug 15, 1997
Appl. No.:
8/911628
Inventors:
Joseph S. M. Ho - Dallas TX
Jim Xu - Plano TX
Assignee:
Nortel Networks Limited - St. Laurent
International Classification:
H04Q 720
US Classification:
455450
Abstract:
A method is illustrated for reducing the call setup time of high priority calls such as voice or high speed user generated data without unduly wasting RF frequency resources on non priority calls such as short message calls. This is accomplished by ascertaining the call priority at the base station controller (BSC) level in a GSM system soon after call initiation and immediately changing the channel assignment for use by the remaining signalling type messages to a different operational speed where appropriate. The concept is further extended by supplying the call priority data to a called party's BSC such that all signalling messages after initial contact can be at the operational speed appropriate to the priority of the call.

Systems And Methods For Storing Texture Map Data

US Patent:
7965296, Jun 21, 2011
Filed:
Jun 19, 2007
Appl. No.:
11/765119
Inventors:
Jim Xu - San Jose CA, US
John Brothers - Calistoga CA, US
Sibyl Shao - Shanghai, CN
Assignee:
Via Technologies, Inc. - Taipei
International Classification:
G06T 11/40
G09G 5/00
US Classification:
345552, 345582
Abstract:
Systems and methods for graphics data management are described. One embodiment includes a graphics processing system comprising a texture management unit configured to organize texture map data according to a slice major format, wherein the texture map data spans at least one mip level. Furthermore, the graphics processing system comprises a texture cache, wherein the texture cache is coupled to the texture management unit and configured to receive the organized texture map data from the texture management unit.

Systems And Methods For Performing A Bank Swizzle Operation To Reduce Bank Collisions

US Patent:
7898551, Mar 1, 2011
Filed:
Jun 19, 2007
Appl. No.:
11/765129
Inventors:
Jim Xu - San Jose CA, US
Wen Chen - Cupertino CA, US
Li Liang - Shanghai, CN
Assignee:
Via Technologies, Inc. - Taipei
International Classification:
G09G 5/36
G06F 12/02
G06T 11/40
US Classification:
345557, 345544, 345552
Abstract:
Systems and methods for graphics data management are described. One embodiment includes a method for reducing bank collisions within a level 2 (L2) cache comprising the following: reading texture data from external memory configured to store texture data used for texture filtering within the graphics processing unit, partitioning the texture data into banks, performing a bank swizzle operation on the banks, and writing the banks of data to the L2 cache.